Fa'afeiloa'i i la matou upega tafa'ilagi!

FPGA Xilinx K7 Kintex7 PCIe feso'ota'iga fiber opitika

Fa'amatalaga Puupuu:

O se fa'amatalaga lautele lea o laasaga e aofia ai:

  1. Filifili se module transceiver opitika talafeagai: Fa'alagolago i mana'oga fa'apitoa o lau faiga fa'afeso'ota'i fa'apitoa, e te mana'omia le filifilia o se masini transceiver opitika e lagolagoina le umi o le galu, fua fa'amatalaga, ma isi uiga.O filifiliga masani e aofia ai modules e lagolagoina le Gigabit Ethernet (fa'ata'ita'iga, SFP/SFP+ modules) po'o tulaga maualuga o feso'ota'iga opitika (eg, QSFP/QSFP+ modules).
  2. Fa'afeso'ota'i le transceiver opitika i le FPGA: O le FPGA e masani ona feso'ota'i ma le module transceiver opitika e ala i feso'ota'iga fa'asologa maualuga.Ole FPGA's integrated transceivers po'o pine I/O tu'ufa'atasi ua fa'atulagaina mo feso'ota'iga fa'asologa maualuga e mafai ona fa'aoga mo lea fa'amoemoe.E mana'omia lou mulimulita'i i fa'amaumauga a le module transceiver ma ta'iala fa'ata'ita'iga e fa'afeso'ota'i lelei i le FPGA.
  3. Fa'atino fa'atonuga mana'omia ma fa'agaioiga fa'ailoga: A fa'amauina loa le feso'ota'iga fa'aletino, e te mana'omia le fa'atupuina pe fa'atulaga fa'atonuga mana'omia ma fa'ailoga algorithms mo le tu'uina atu o fa'amatalaga ma le taliaina.E mafai ona aofia ai le faʻatinoina o le PCIe protocol e manaʻomia mo fesoʻotaʻiga ma le 'au talimalo, faʻapea foʻi ma soʻo se faʻaopoopoga faʻailoga algorithms e manaʻomia mo le faʻaogaina / decoding, modulation / demodulation, faʻasaʻo mea sese, poʻo isi galuega faʻapitoa i lau talosaga.
  4. Faʻatasi ma le PCIe interface: O le Xilinx K7 Kintex7 FPGA o loʻo i ai se PCIe faʻapipiʻiina e mafai ai ona faʻafesoʻotaʻi ma le polokalama talimalo e faʻaaoga ai le pasi PCIe.E te manaʻomia le faʻatulagaina ma faʻafetaui le PCIe interface e faʻamalieina manaʻoga faʻapitoa o lau masini fesoʻotaʻiga.
  5. Su'esu'e ma fa'amaonia le feso'ota'iga: A mae'a ona fa'atino, e mana'omia lou su'eina ma fa'amaonia le fa'aogaina o feso'ota'iga fiber opitika e fa'aaoga ai meafaigaluega ma metotia su'ega talafeagai.E mafai ona aofia ai le fa'amaoniaina o le fuainumera o fa'amaumauga, fa'asologa o mea sese, ma le fa'atinoga atoa o faiga.

Fa'amatalaga Oloa

Faailoga o oloa

Fa'amatalaga o oloa:

  • DDR3 SDRAM: 16GB DDR3 64bit pasi, fa'amaumauga 1600Mbps
  • QSPI Flash: O se fasi 128mbit QSPIFLASH, lea e mafai ona faʻaogaina mo faila faʻatulagaina FPGA ma faʻamaumauga faʻamaumauga a tagata.
  • PCLEX8 fa'aoga: O le fa'aoga masani a le PCLEX8 e fa'aoga e feso'ota'i ai ma le feso'ota'iga PCIE o le fa'ailoga komipiuta.E lagolagoina le PCI, Express 2.0 tulaga.Ole fua ole feso'otaiga e tasi e mafai ona maualuga ile 5Gbps
  • USB UART uafu serial: O se laina telefoni, fesootai i le PC e ala i le miniusb uaea e faatino fesootaiga faasologa
  • Micro SD card: Microsd card seat i le auala atoa, e mafai ona e faʻafesoʻotaʻi le Microsd card masani
  • Temperature sensor: o le vevela vevela puʻe LM75, lea e mafai ona mataʻituina le vevela o le siosiomaga i luga o le laupapa atinaʻe
  • FMC fa'alautele uafu: o le FMC HPC ma le FMCLPC, lea e mafai ona fetaui ma pepa fa'alautele tulaga fa'alautele.
  • ERF8 maualuga-saosaoa feso'ota'iga terminal: 2 ERF8 ports, lea e lagolagoina ultra-maualuga-saosaoa fa'asalalauga fa'asili 40pin fa'aopoopoga: fa'apolopolo se fa'aopoopoga lautele IO atina'e ma 2.54mm40pin, lelei O e 17 paga, lagolago 3.3V
  • O le fesoʻotaʻiga lautele o le maualuga ma le 5V tulaga e mafai ona faʻafesoʻotaʻi faʻasalalauga lautele o fesoʻotaʻiga 1O faʻapitoa lautele.
  • SMA terminal;13 maualuga auro - faʻapipiʻiina ulu SMA, lea e faigofie mo tagata faʻaoga e galulue faʻatasi ma kata faʻalautele AD / DA FMC maualuga mo le aoina ma le gaosiga o faailo.
  • Puleaina o le Uati: Fa'afuafuaga tele-uati.E aofia ai le 200MHz system differential clock source SIT9102
  • Osilasi tioata eseese: 50MHz tioata ma le SI5338P polokalame fa'atonutonu uati pu: fa'apipi'iina i
  • 66MHz EMCCLK.E mafai ona fetuutuuna'i sa'o ile fa'aoga eseese ole taimi ole uati
  • JTAG taulaga: 10 su'isu'i 2.54mm tulaga JTAG taulaga, mo download ma debugging o polokalame FPGA
  • Sub-reset voltage mataituina pu: o se vaega o le ADM706R voltage mataituina pu, ma le faamau ma le faamau e maua ai se faailoilo toe setiina lalolagi mo le faiga.
  • LED: 11 moli moli, fa'aalia le sapalai eletise o le pepa laupapa, fa'ailoga config_done, FMC
  • Fa'ailoga fa'ailoga o le malosi, ma le fa'aaogaina o le LED e 4
  • Ki ma ki: 6 ki ma 4 ki o FPGA toe seti faamau,
  • Polokalama B fa'amau ma 4 fa'aoga ki o lo'o fatuina.4 tasi -nafi togi lua ki

  • Muamua:
  • Sosoo ai:

  • Tusi lau savali iinei ma lafo mai ia i matou